m@berryhill: ~/berryhill.dev/posts/quantum-readiness-needs-a-classical-control-plane.md
~ homeposts/about.md
m@berryhill in ~/posts$ cat quantum-readiness-needs-a-classical-control-plane.md
---
title:  Quantum Readiness Needs a Classical Control Plane
date:   2026-07-30
topic:  quantum-computing
read:   11 min
words:  2,383
slug:   quantum-readiness-needs-a-classical-control-plane
views:  live post
tags:   [quantum-computing, ai-engineering, systems-thinking, technical-leadership]
---
essay · long read

Quantum Readiness Needs a Classical Control Plane

A four-layer readiness model for evaluating quantum hardware with the compiler, runtime budget, and execution evidence around it.

table of contents
  1. A hardware milestone is not a workload decision
  2. The control plane is an operator model
  3. 1. Device envelope: can the machine express the workload?
  4. 2. Compiler fit: can software map the work to this architecture?
  5. 3. Runtime budget: what does reliable evidence cost?
  6. 4. Execution receipts: what proves the complete path worked?

A quantum device can clear a hardware milestone and still leave the workload question unanswered.

The machine may execute the required operations. That does not tell you whether a compiler can produce a valid mapping for its actual architecture, whether the required shots fit the time and cost budget, or whether repeated runs stay inside the error threshold.

That is why I think quantum readiness needs a classical control plane: the software and operating decisions around the device that turn physical capability into workload evidence.

A hardware milestone is not a workload decision

Hardware specifications describe an envelope of possibility. Readiness is narrower and more useful: can this system execute this workload, under these constraints, with evidence strong enough to justify the next decision?

The distinction matters because the hard limits do not live in one place. A workable quantum system has to connect an algorithm to a physical topology, convert that mapping into valid operations, allocate a finite execution budget under noise, and inspect the results. Better hardware does not validate the mapping, control shot cost, or make the result reproducible on its own.

This is not an argument that the classical layer matters more than the quantum hardware. It is an argument against grading the hardware in isolation. If one required layer cannot support the workload, the stack is not ready for that workload.

The control plane is an operator model

Two recent preprints make separate parts of this problem concrete.

In Efficient LLM-Generated Shuttling Compilers for Complex Trapped-Ion Architectures, Fabian Kreppel and his coauthors study compilers that translate algorithms into ion movements for specific trapped-ion layouts. The authors report that generated compilers were working and competitive in their evaluated settings, with results changing materially across architectures and circuit sizes.

In How Many Shots Does It Take? A Noise-Aware Quantum Resource Allocation Framework, Prateek P. Kulkarni and Sumit K. Mandal treat repeated quantum executions—shots—as a resource-allocation problem. They propose a model for choosing a shot count and a method for distributing a fixed shot budget across circuit partitions under noise.

Both are July 2026 preprints. Their reported results should be read as author-reported research findings, not independent proof of production readiness or quantum advantage.

The classical control plane is my operator synthesis, not a framework proposed jointly by those papers. The synthesis is simple: evaluate readiness across four connected layers—device envelope, compiler fit, runtime budget, and execution receipts.

Quantum readiness is a four-layer evidence chain A horizontal flow starts with a bounded workload and moves through device envelope, compiler fit, runtime budget, and execution receipts. A decision gate at the end approves the readiness claim only when every layer has named evidence and an owner. WORKLOAD-SPECIFIC READINESS Bounded workload constraints + threshold Device envelope Can it express the work? Compiler fit Can software map it? Runtime budget What does evidence cost? Receipts Did the path work? Readiness decision Approve only when every layer has named evidence and a named owner.
A readiness claim is only as strong as its weakest layer. Hardware potential does not compensate for missing compiler, budget, or execution evidence.

1. Device envelope: can the machine express the workload?

Start with the physical boundary. What operations are available? What connectivity, fidelity, coherence, capacity, and movement constraints shape the algorithm? Which parts of the workload fit, and which require decomposition or approximation?

This layer should produce a workload-specific answer, not a general ranking. “More qubits” is not enough if the useful circuit cannot be expressed within the device’s topology and error limits. Likewise, a lower headline number does not automatically disqualify a machine that fits the target workload unusually well.

The output of this layer is a device envelope: a bounded statement of what this hardware can attempt for this workload and where the physical constraints enter the path.

2. Compiler fit: can software map the work to this architecture?

A compiler is not a neutral adapter between an abstract circuit and interchangeable hardware. Architecture changes the mapping problem.

The trapped-ion preprint is useful here because its authors evaluate shuttling compilers across a linear segmented trap, a trap with junctions, and a broader class of connected trap graphs. Against the hand-crafted comparators in their benchmark, they report up to 76% fewer shuttling timesteps for the linear case and up to 39% for the junction case. Results across the broader class vary sharply with connectivity. The authors report an order-of-magnitude difference between a densely connected, junction-rich architecture and a corridor-like layout.

The result does not establish that generated compilers will outperform hand-written compilers everywhere. It does establish a better review question: what evidence shows that the compiler is correct and efficient for the actual device topology and workload?

Compiler fit should be tested with representative circuits, architecture constraints, correctness checks, movement or routing cost, and failure cases. A hardware capability that the compiler cannot use reliably remains potential, not readiness.

Compiler fit must be tested against the actual architecture A horizontal flow connects a representative circuit to a topology-aware compiler and a device-specific mapping. The mapping feeds three evidence checks: correctness, routing or movement cost, and failure cases. Only passing those checks turns hardware potential into compiler-fit evidence. COMPILER-FIT TEST Representative circuit real workload constraints Topology-aware compiler device rules are inputs Device mapping routing or ion movement Evidence review accept or reject fit Correctness valid operations and result Routing cost timesteps or movement Failure cases where mapping breaks
A compiler that works on one topology has not earned a portability claim. The architecture is part of the test, not an implementation detail.

3. Runtime budget: what does reliable evidence cost?

A quantum execution does not usually produce a reliable answer in one pass. It is repeated in shots, and those shots cost time, access, and energy. Noise makes allocation part of the operating decision.

The shot-allocation preprint proposes a closed-form expression for estimating the shots required for reliable execution and a method for distributing a fixed budget across circuit partitions. Its authors report about 58% fewer shots and up to 62% lower energy use than the practice they compare against, plus up to 73% lower total error from their allocation method.

The reported gains are specific to the paper’s evaluation. The transferable idea is that shot count should not be a hidden default. It is a budget tied to a target confidence, noise conditions, partition strategy, and cost ceiling.

Before calling a workload ready, ask:

  • What reliability target are we trying to reach?
  • How many shots does that target require under observed noise?
  • How is a fixed budget allocated across the circuit?
  • What happens when the budget is exhausted before the evidence is good enough?

If those answers are missing, the runtime plan is still an assumption.

Shot budgeting turns execution into a bounded operating decision A horizontal flow starts with a reliability target and observed noise, estimates the required shots, allocates a fixed budget across circuit partitions, and evaluates the result. If the result meets its threshold, the system writes an execution receipt. If the budget is exhausted first, it stops and records the failed attempt instead of hiding it. BOUNDED RUNTIME LOOP Reliability target observed noise + ceiling Estimate shots required for the target Allocate fixed budget across circuit partitions Evaluate result quality, error, time, cost THRESHOLD MET BUDGET EXHAUSTED Write execution receipt mapping • noise • shots • error • elapsed time result-quality threshold Stop and record the miss Do not spend past the ceiling or hide the failed attempt
A shot count is not a default buried in the runtime. It is a bounded decision with a target, a ceiling, and a receipt—even when the run misses.

4. Execution receipts: what proves the complete path worked?

The final layer is observed evidence from the integrated path. The device ran, but did the compiler produce a valid mapping? Did the runtime stay inside its shot and cost budget? Were the results stable enough for the intended decision? Can another operator inspect what happened?

An execution receipt should connect the workload version, compiler and mapping, target architecture, calibration or noise context, shot allocation, observed error, elapsed time, and result-quality threshold. It should also record the failed attempts and discarded configurations. Otherwise the team sees a successful output without the conditions that made it possible.

This four-layer model is an operator checklist, not an industry standard. My decision rule is simple: do not approve a readiness claim until every layer has named evidence and a named owner.

  1. Device envelope — the hardware can express the bounded workload.
  2. Compiler fit — the software maps it correctly and efficiently to the actual architecture.
  3. Runtime budget — shots are allocated against noise, reliability, and cost constraints.
  4. Execution receipts — observed evidence shows whether the integrated path met its threshold.

Quantum readiness is not a permanent label attached to a machine. It is a claim about a workload and a stack, supported by current evidence. The classical control plane makes that claim inspectable—and makes the missing evidence harder to hide behind a hardware score.

m@berryhill in ~/posts$
$ cd ../ · back to posts/